Transition Fault Diagnosis Using At-Speed Scan Patterns with Multiple Capture Clocks
Date Issued
2008
Date
2008
Author(s)
Chao, Shang-Feng
Abstract
This thesis presents a diagnosis technique to locate transition faults using scan patterns with multiple capture clocks which are applied at speed. To quickly locate the candidate faults, a two-level search is proposed. The circuit is first partitioned into fanout-free regions (FFR’s), which are then partitioned into FFR groups. This technique uses the unknown “X” to model the fault effect so the fault size does not affect the diagnosis results. Experiments on ISCAS’89 large benchmark circuits with Intel 64-bit 2.0 GHz CPU show that, on the average, all transition faults are accurately diagnosed in 21 seconds using test patterns of six capture clocks. The proposed technique is suitable for small delay defects that cannot be diagnosed using slow speed scan test patterns with a single capture clock.
Subjects
transition fault
diagnosis
at-speed
multiple capture clocks
fanout-free region
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-97-R95943084-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):6d6444fc8c9d910a636e76b2e49f3551