Skip to main content
English
中文
Log In
Email address
Password
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Fundings & Projects
People
Organizations
Statistics
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A coded block neural network system suitable for VLSI implementation using an adaptive learning-rate epoch-based back propagation technique
Details
Export
Statistics
Options
Show all metadata (technical view)
A coded block neural network system suitable for VLSI implementation using an adaptive learning-rate epoch-based back propagation technique
Resource
Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on
Journal
Circuits and Systems, 1993., ISCAS '93, 1993 IEEE International Symposium on
Pages
-
Date Issued
1993-05
Date
1993-05
Author(s)
Mao, M.W.
Chen, B.Y.
Kuo, J.B.
DOI
10.1109/ISCAS.1993.394137
DOI
N/A
URI
http://ntur.lib.ntu.edu.tw//handle/246246/2007041910032375
http://ntur.lib.ntu.edu.tw/bitstream/246246/2007041910032375/1/00394137.pdf
Type
journal article
File(s)
Loading...
Loading...
Download
Name
00394137.pdf
Size
294.85 KB
Format
Adobe PDF
Checksum
(MD5):ae5f1a70cf9ce322999241bc8f1d78c6
