Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
Details
A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
Journal
IEEE International Symposium on Circuits and Systems
Journal Volume
1
Date Issued
2004
Author(s)
Hwang, C.-S.
Chen, P.
HEN-WAI TSAO
DOI
10.1109/ISCAS.2004.1328312
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-4344715492&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/307463
Type
conference paper