Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A low power 2D DCT chip design using direct 2D algorithm
Details
A low power 2D DCT chip design using direct 2D algorithm
Resource
Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific
Journal
Design Automation Conference 1998
Pages
Proceeding-s
Date Issued
1998-02
Date
1998-02
Author(s)
Chen, Liang-Gee
Jiu, Juing-Ying
Chang, Hao-Chieh
Lee, Yung-Pin
LIANG-GEE CHEN
DOI
10.1109/ASPDAC.1998.669434
DOI
N/A
URI
http://ntur.lib.ntu.edu.tw//handle/246246/2007041910031824
Type
journal article
File(s)
Loading...
Loading...
Download
Name
00669434.pdf
Size
700.02 KB
Format
Adobe PDF
Checksum
(MD5):21ce5c3da0ff98595d7415e16c7b50fd
