A System-Level Performance and Power Simulation Environment for Embedded Computer Systems
Date Issued
2008
Date
2008
Author(s)
Chen, Chinag-Ruei
Abstract
Due to the high demand of the consumer electronics, embedded systems generally have short product design cycles. To shorten the time to market, system designers need a way to quickly validate the performance for the entire system in the early design stage. For battery-powered devices, power consumption is also critical issue.hus, we propose a simulation framework to estimate the performance and power consumption of memory system jointly using behavioral models. Our results showed that our simulation scheme reduced simulation time by up to 25X , compared to the ARM SoC Designer, a cycle-accurate simulator, while the error was controlled under 0.67%, 8.16% and 11.78% for single-core, dual-core and 4-core systems respectively. For the power consumption of the memory system, the error was under 6%. Thus, our framework provides a significant improvement of simulation speed over the traditional method and still delivers reasonable accuracy for joint performance and power consumption evaluation.
Subjects
behavioral simulation
performance analysis
power estimation
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-97-R95922145-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):6e4ffbdf1830ae3da1d5110da4a297cc