Timing modeling and optimization under the transmission line model
Resource
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12 (1): 28-41
Journal
IEEE Transactions on
Journal Volume
12
Journal Issue
1
Pages
28-41
Date Issued
2004
Date
2004
Author(s)
Abstract
As the operating frequency increases to gigahertz and the rise time of a signal is less than or comparable to the time-of-flight delay of a wire, it is necessary to consider the transmission line behavior for delay computation. We present in this paper, an analytical formula for the delay computation under the transmission line model. Extensive simulations with SPICE show the high fidelity of the formula. Compared with previous works, our model leads to smaller average errors in delay estimation. Based on this formula, we show the property that the minimum delay for a transmission line with reflection occurs when the number of round trips is minimized (i.e., equals one). Besides, we show that the delay of a circuit path is a posynomial function in wire and buffer sizes, implying that a local optimum is equal to the global optimum. Thus, we can apply any efficient search algorithm such as the well-known gradient search procedure to compute the globally optimal solution. Experimental results show that simultaneous wire and buffer sizing is very effective for performance optimization under the transmission line model.
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
19.pdf
Size
500.59 KB
Format
Adobe PDF
Checksum
(MD5):d3d9b6f43439c2c7fc5b4353d7664530