On-Chip Bus Architecture Optimization for Multi-core SoC Systems.
Journal
Software Technologies for Embedded and Ubiquitous Systems, 5th IFIP WG 10.2 International Workshop, SEUS 2007, Santorini Island, Greece, May 2007. Revised Papers
Pages
301-310
Date Issued
2007
Author(s)
Type
conference paper