This thesis provides a method to build the netlist from the layout of a microwave multilayer passive circuits with vias. By this method, we can check the correctness of layout. Designer can use this program to compare the schematic from layout with the expected schematic directly from designer. In this way, designer can find the discrepancy quickly and get the roughly concept to fix the layout.
