A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution
Journal
IEEE Custom Integarted Circuits Conference
Pages
605-608
Date Issued
1999
Author(s)
Chen, Poki
Abstract
A novel cyclic time-to-digital converter (TDC) is proposed in this paper. The measured resolution (or LSB width equivalent) can reach 68 picoseconds, and the corresponding single-shot errors are around 1/2 LSB width. Under a single 3.3 V power supply, the stand-by current consumption is measured to be 0.3 mA only, including the I/O pads. The operation current consumption is measured to be 370 uA under 100 k/sec measurement rate.
SDGs
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
00777354.pdf
Size
383.49 KB
Format
Adobe PDF
Checksum
(MD5):4d802a701c7734cc8882e32807f4baee