Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A cost-efficient residual prediction VLSI architecture for H. 264/AVC scalable extension
Details
A cost-efficient residual prediction VLSI architecture for H. 264/AVC scalable extension
Journal
26th Picture Coding Symposium
Date Issued
2007
Author(s)
Chen, Y.-H.
Chuang, T.-D.
Tsai, C.-Y.
Chen, Y.-J.
Chen, L.-G.
LIANG-GEE CHEN
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-84898070315&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/329285
Type
conference paper