Real-time deblocking filter for MPEG-4 systems
Resource
Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on
Journal
IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
Journal Volume
1
Pages
541 - 544
Date Issued
2002-10
Date
2002-10
Author(s)
DOI
N/A
Abstract
This paper presents a deblocking filter architecture in the MPEG-4 standard. This architecture performs as a 1D nonlinear filter across the block boundary to efficiently suppress blocking artifacts. Two shift register banks are used in the design; their use greatly reduces the control complexity of data flow. Due to efficient scheduling, the size of storage and the total clock cycles are minimized. The maximum processing rate of this architecture mapped in 0.35 μm technology is 30 Mpixels/sec, which can support NTSC resolution at 30 frames per second. The power consumption of the design is 46.6 mW while operating frequency is 81 MHz. © 2002 IEEE.
Event(s)
Asia-Pacific Conference on Circuits and Systems, APCCAS 2002
Subjects
Design engineering; Digital signal processing; Discrete cosine transforms; Filtering; Iterative algorithms; Low pass filters; MPEG 4 Standard; Quadratic programming; Quantization; Real time systems
Other Subjects
Algorithms; Cosine transforms; Digital signal processing; Digital storage; Discrete cosine transforms; Filtration; Interactive computer systems; Iterative methods; Low pass filters; Motion Picture Experts Group standards; Quadratic programming; Quantization (signal); Shift registers; Signal processing; Deblocking filters; Design Engineering; Efficient scheduling; Iterative algorithm; MPEG-4 standard; Operating frequency; Quantization; Real-time deblocking; Real time systems
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
01115058.pdf
Size
480.44 KB
Format
Adobe PDF
Checksum
(MD5):bc22f610d1b336731b9a184216848626