Repository logo
  • English
  • 中文
Log In
Have you forgotten your password?
  1. Home
  2. College of Electrical Engineering and Computer Science / 電機資訊學院
  3. Electrical Engineering / 電機工程學系
  4. An Inductorless Half-Rate Clock and Data Recovery Circuit
 
  • Details

An Inductorless Half-Rate Clock and Data Recovery Circuit

Date Issued
2011
Date
2011
Author(s)
Wong, Tang-Lam
URI
http://ntur.lib.ntu.edu.tw//handle/246246/253943
Abstract
In high speed communication, the speed of serial communication has been increased to gigabits per second. The modern trend of high speed communication system converted the transmission medium from copper wire to fibre gradually. In the receiver side of networks, Clock and data recovery circuit (CDR) plays an important role for local area network (LANs) and wide area networks (WANS). The CDR circuit generates a clock that synchronizes with received data and removes the received data jitter. CMOS technologies are often employed in high-speed circuits now because of the low cost, low power dissipation and highly integrated capability. CDR circuit usually uses inductors to expend the operation rate. However, the chip size must increase seriously because inductors occupy large area in die. It doesn’t benefit the modern trend, system on chip (SOC). On the other hand, the CDR should able to work in different speeds for different specifications. So an inductorless half-rate clock and data recovery circuit (6Gb/s-7.7Gb/s) was proposed. It is composed of a linear half-rate PD which can suppress jitter in retimed data and relax the design difficulty of VCO, a dual tuning VCO which have two independent tuning control voltage in order to reduce the clock jitter, finally, a reference-less FD which includes frequency locked detector that makes the FD is no output after frequency acquisition. The CDR was fabricated in TSMC 90nm 1P9M CMOS technology with an area of 0.58x0.58mm^2. The output clock jitter of this proposed CDR is measured 78ps (peak-to-peak) and 12.64ps (rms) for 6Gb/s 27-1 PRBS. The power dissipation of the core circuit is 75.2mW under 1.2V power supply.
Subjects
Clock and Data Recovery Circuit
Voltage Control Oscillaotr
Linear half-rate phase detector
Frequency locking detector
Type
thesis
File(s)
Loading...
Thumbnail Image
Name

ntu-100-R97943125-1.pdf

Size

23.32 KB

Format

Adobe PDF

Checksum

(MD5):20cfe5b1105c649e6b369741cb343ae7

臺大位居世界頂尖大學之列,為永久珍藏及向國際展現本校豐碩的研究成果及學術能量,圖書館整合機構典藏(NTUR)與學術庫(AH)不同功能平台,成為臺大學術典藏NTU scholars。期能整合研究能量、促進交流合作、保存學術產出、推廣研究成果。

To permanently archive and promote researcher profiles and scholarly works, Library integrates the services of “NTU Repository” with “Academic Hub” to form NTU Scholars.

總館學科館員 (Main Library)
醫學圖書館學科館員 (Medical Library)
社會科學院辜振甫紀念圖書館學科館員 (Social Sciences Library)

開放取用是從使用者角度提升資訊取用性的社會運動,應用在學術研究上是透過將研究著作公開供使用者自由取閱,以促進學術傳播及因應期刊訂購費用逐年攀升。同時可加速研究發展、提升研究影響力,NTU Scholars即為本校的開放取用典藏(OA Archive)平台。(點選深入了解OA)

  • 請確認所上傳的全文是原創的內容,若該文件包含部分內容的版權非匯入者所有,或由第三方贊助與合作完成,請確認該版權所有者及第三方同意提供此授權。
    Please represent that the submission is your original work, and that you have the right to grant the rights to upload.
  • 若欲上傳已出版的全文電子檔,可使用Open policy finder網站查詢,以確認出版單位之版權政策。
    Please use Open policy finder to find a summary of permissions that are normally given as part of each publisher's copyright transfer agreement.
  • 網站簡介 (Quickstart Guide)
  • 使用手冊 (Instruction Manual)
  • 線上預約服務 (Booking Service)
  • 方案一:臺灣大學計算機中心帳號登入
    (With C&INC Email Account)
  • 方案二:ORCID帳號登入 (With ORCID)
  • 方案一:定期更新ORCID者,以ID匯入 (Search for identifier (ORCID))
  • 方案二:自行建檔 (Default mode Submission)
  • 方案三:學科館員協助匯入 (Email worklist to subject librarians)

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science