Skip to main content
English
中文
Log In
Email address
Password
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Fundings & Projects
People
Organizations
Statistics
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Design and test of memory management unit and cache controller chip
Details
Export
Statistics
Options
Show all metadata (technical view)
Design and test of memory management unit and cache controller chip
Resource
TENCON '93. Proceedings. Computer, Communication, Control and Power Engineering.1993 IEEE Region 10 Conference on
Journal
1993 IEEE Region 10 Conference on Computer, Communication, Control and Power Engineering
Pages
-
Date Issued
1993-10
Date
1993-10
Author(s)
Hsieh, David
Lai, Fei-pei
DOI
10.1109/TENCON.1993.319916
DOI
N/A
URI
http://ntur.lib.ntu.edu.tw//handle/246246/2007041910032360
Type
journal article
File(s)
Loading...
Loading...
Download
Name
00319916.pdf
Size
328.12 KB
Format
Adobe PDF
Checksum
(MD5):498e264714a2fb3531c45a3d5621d79c
