A wide-range and fast-locking all-digital cycle-controlled delay-locked loop
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
40
Journal Issue
3
Pages
661-670
Date Issued
2005
Author(s)
Chang, Hsiang-Hui
Abstract
An all-digital cycle-controlled delay-locked loop (DLL) is presented to achieve wide range operation, fast lock and process immunity. Utilizing the cycle-controlled delay unit, the proposed DLL reuses the delay units to enlarge the operating frequency range rather than cascade a huge number of delay units. Adopting binary search scheme, the two-step successive-approximation-register (SAR) controller ensures the proposed DLL to lock the input clock within 32 clock cycles regardless of input frequencies. The DLL operates in open-loop fashion once lock occurs in order to achieve low jitter operation with small area and low power dissipation. Since the DLL will not track temperature or supply variations once it is in lock, it is best suited for burst mode operation. Given a supplied reference input with 50% duty cycle, the DLL generates an output clock with the duty cycle of nearly 50% over the entire operating frequency range. Fabricated in a 0.18-/spl mu/m CMOS one-poly six-metal (1P6M) technology, the experimental prototype exhibits a wide locking range from 2 to 700 MHz while consuming a maximum power of 23 mW. When the operating frequency is 700 MHz, the measured peak-to-peak jitter and rms jitter is 17.6 ps and 2.0 ps, respectively.
SDGs
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
3667.pdf
Size
1.09 MB
Format
Adobe PDF
Checksum
(MD5):ed61ce1bebe00066505405e07bd81747