Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits
Details
Modeling of Jitter in Bang-Bang Clock and Data Recovery Circuits
Journal
Custom Integrated Circuits Conference
Pages
711-714
Date Issued
2003-09
Author(s)
Jri Lee
Ken Kundert
Behzad Razavi
JRI LEE
DOI
10.1109/cicc.2003.1249492
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/304394
Type
conference paper
