Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Scalable Don't Care Based Logic Optimization and Resynthesis
Details
Scalable Don't Care Based Logic Optimization and Resynthesis
Journal
ACM International Symposium on Field-Programmable Gate Arrays (FPGA'09)
Pages
151-159
Date Issued
2009-02
Author(s)
Alan Mishchenko
Robert K. Brayton
Jie-Hong R. Jiang
Stephen Jang
JIE-HONG JIANG
DOI
10.1145/1508128.1508152
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/352515
SDGs
[SDGs]SDG9
Type
conference paper