For deep-submicron, high-performance circuits, the inductive effect plays a very important role in
determining the circuit delay. In this project, we derive accurate formulae for modeling the delays of buffered
RLY/RLC wires and trees. Our formulae can handle balanced and un-balanced trees and consider buffer insertion
based on the 180 nm technology
