https://scholars.lib.ntu.edu.tw/handle/123456789/118465
標題: | 提高信賴值之LDPC 解碼節點處理器 A Belief Enhancement Node Processor for LDPC Decoding |
作者: | 陳其蔚 Chen, Chi-Wei |
關鍵字: | 低密度奇偶校驗碼;解碼器;解碼效益;提高信賴值;LDPC;decoder;coding performance;belief enhancement | 公開日期: | 2009 | 摘要: | LDPC (Low-Density Parity-Check) code is an error-correcting code used by the advanced communication standard of the next generation. Its error correction ability can approach the Shannon limit. Sum-product is the most powerful decoding method for LDPC codes. But owing to its high complexity, so its approximation like scaling min-sum is proposed. Although the complexity of it is much less, it suffers some performance loss compared to sum-product. Thereby, in this thesis we try to propose a modified scaling min-sum algorithm. This algorithm improves the coding performance by enhancing the belief propagated conditionally during decoding process. We also propose and implement the serial hardware architecture of our proposed algorithm. The FPGA implementation result shows that our architecture only adds 4.67 % hardware cost on function unit part. Besides that, we also apply the belief enhancement idea on DORA1 to improves its performance and reduce its operation further. |
URI: | http://ntur.lib.ntu.edu.tw//handle/246246/185390 |
顯示於: | 資訊工程學系 |
檔案 | 描述 | 大小 | 格式 | |
---|---|---|---|---|
ntu-98-R95922110-1.pdf | 23.32 kB | Adobe PDF | 檢視/開啟 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。