https://scholars.lib.ntu.edu.tw/handle/123456789/150509
Title: | 5 V, 8 bit, 100 MS/s fully differential CMOS sample-and-hold amplifier | Authors: | Chen, Chun-Chieh Tsao, Hen-Wai |
Keywords: | Amplifiers; CMOS integrated circuits; Sample and hold circuits | Issue Date: | Feb-1996 | Start page/Pages: | - | Source: | Electronics Letters | Abstract: | A 5V, 100MS/s fully differential CMOS sample-and-hold amplifier (SHA) with 8bit accuracy is proposed. Based on the stability limitations of closed-loop SHAs studied in a previous Letter (1995), the proposed SHA is implemented by an open-loop structure using the 'gain-enhanced unity-gain amplifier' to avoid the stability problem and achieve higher operation speed. Simulation results which agree well with experimental results have been obtained to demonstrate the accuracy of the proposed circuit. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030084449&doi=10.1049%2fel%3a19960234&partnerID=40&md5=77e936ddee9291ba72b2d30bebf469d0 | ISSN: | N/A | Other Identifiers: | 0013-5194 | DOI: | 10.1049/el:19960234 | SDG/Keyword: | Amplifiers (electronic); Aspect ratio; Computer simulation; Electric waveforms; Mathematical techniques; Multiplying circuits; Signal theory; Signal to noise ratio; Transconductance; Bias voltage; Closed loop structure; Data acquisition system; Differential mode gain; Gain enhancing factor; Microphotograph; Sample and hold circuits; CMOS integrated circuits |
Appears in Collections: | 電機工程學系 |
File | Description | Size | Format | |
---|---|---|---|---|
00490922.pdf | 285.5 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.