A low-phase-noise area-efficient 3-D LC VCO in standard 0.18-um CMOS technology
Journal
Mediterranean Electrotechnical Conference - MELECON
Journal Volume
2006
Pages
202-205
Date Issued
2006
Author(s)
Abstract
A miniaturized (0.224 mm 2 ) 4.5~5.0 GHz 3-D LC VCO possessing area-efficient metal-6 on-chip inductors is implemented in 0.18 um 1P6M CMOS technology. With inductors directly above the other devices, this VCO shows a measured phase noise of -124.6 dBc/Hz at 1 MHz offset from the 4.9 GHz carrier while dissipating 24 mW. The figure-of-merit (-184.7 dBc/Hz) achieved is better than most of the previous state-of-art results of the CMOS LC VCOs while occupying only half the die area
SDGs
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
01653072.pdf
Size
366.37 KB
Format
Adobe PDF
Checksum
(MD5):f645b477b0b079f9132a35a0b84fa383