An optimization-based low-power voltage scaling technique using multiple supply voltages
Resource
Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on
Journal
The IEEE International Symposium on Circuits and Systems, 2001
Pages
-
Date Issued
2001-05
Date
2001-05
Author(s)
Yeh, Yi-Jong
DOI
N/A
Abstract
In this paper, we proposed a voltage scaling technique with multiple supply voltages for low-power designs. We considered the path sensitization as well as releasing the clustering constraint applied in the CVS (Clustered Voltage Scaling) technique. Our technique operates the gates with the lowest feasible supply voltages and then uses an existing path selection algorithm for optimization. Experiments are conducted on the ISCAS85 benchmarks and the results show that about 20% power on average can be further reduced by our technique in comparison with the CVS technique.
SDGs
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
00922103.pdf
Size
370.65 KB
Format
Adobe PDF
Checksum
(MD5):f168c2e30d30a02a29bb84821c8d66b3