Design and implementation of a high speed parallel architecture for ATM UNI
Resource
Parallel Architectures, Algorithms, and Networks, 1996. Proceedings. Second International Symposium on
Journal
Second International Symposium on Parallel Architectures, Algorithms, and Networks
Pages
-
Date Issued
1996-06
Date
1996-06
Author(s)
DOI
N/A
Abstract
In this paper, a parallel architecture is proposed to support the operations described in the ITU-T Recommendation I.432 (B-ISDN user-network interface-Physical layer specification). It is rather difficult to perform their operations on a bit serial architecture at a high rate. This paper demonstrates how these tasks can be achieved by means of parallelism. First, we describe the user-network interfaces in general and their physical layer properties. Then a parallel architecture is proposed with a general translation method which converts the serial operation into the parallel one. The application of the parallel architecture on each function is also depicted and the system has been realized in hardware using CMOS technology.
SDGs
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
00508995.pdf
Size
557.1 KB
Format
Adobe PDF
Checksum
(MD5):8f167d60dd9e564a4a5eaa58e1f1041f