Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation
Details
Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation
Journal
IEEE Transactions on Robotics and Automation
Journal Volume
17
Journal Issue
5
Pages
599-608
Date Issued
2001
Author(s)
Hsieh, B.-W.
Chen, C.-H.
SHI-CHUNG CHANG
DOI
10.1109/70.964661
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-0035485814&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/293620
Type
journal article