A Compact Threshold Voltage Model for Gate Misalignment Effect of DG FD SOI NMOS Devices Considering Fringing Electric Field Effects
Journal
IEEE Transactions on Electron Devices
Journal Volume
51
Journal Issue
4
Pages
587-596
Date Issued
2004-04
Author(s)
Type
journal article