Techniques to Reduce Synchronization in Distributed Parallel Logic Simulation