https://scholars.lib.ntu.edu.tw/handle/123456789/313923
標題: | An efficient embedded bitstream parsing processor for MPEG-4 video decoding system | 作者: | Chang, Yung-Chi Huang, Chao-Chih Chao, Wei-Min LIANG-GEE CHEN |
關鍵字: | Bitstream parsing processor; Data partitioned bitstream parsing; MPEG-4; Video decoding | 公開日期: | 2005 | 卷: | 41 | 期: | 2 | 起(迄)頁: | 183-191 | 來源出版物: | Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology | 摘要: | In this paper, the bitstream parsing analysis and an efficient and flexible bitstream parsing processor are presented. The bitstream parsing analysis explores the critical part in bitstream parsing. Based on the result, the novel approaches to parse data partitioned bitstreams are presented. An efficient instruction set optimized for bitstream processing, especially for DCT coefficient decoding, is designed and the processor architecture can be programmed for various video standards. It has been integrated into an MPEG-4 video decoding system successfully and can achieve real time bitstream decoding with bitstream coded under 4CIF frame size with 30 fps, 8Mbps, which is the specification of MPEG-4 Advanced Simple Profile Level 5. © 2005 Springer Science + Business Media, Inc. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-22344452389&doi=10.1007%2fs11265-005-6649-0&partnerID=40&md5=683bda998e2357b80121c1d605279224 | ISSN: | 13875485 | DOI: | 10.1007/s11265-005-6649-0 | SDG/關鍵字: | Computer architecture; Computer simulation; Data compression; Data reduction; Optimization; Program processors; Standards; Bitstream parsing processors; Data partitioned bitstream parsing; MPEG-4; Video decoding; Video signal processing |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。