https://scholars.lib.ntu.edu.tw/handle/123456789/329946
標題: | Effects of electrostatic discharge high-field current impulse on oxide breakdown | 作者: | JENN-GWO HWU | 公開日期: | 2007 | 卷: | 101 | 期: | 1 | 來源出版物: | Journal of Applied Physics | 摘要: | Stress testing is performed in two stages, a high-field prestress test followed by an electrostatic discharge (ESD) event, which induces high-field current impulse stress. dc and impulse high-field prestress sources are separately applied to generate different formations of bulk oxide traps, near-interface oxide traps (border traps), and interface traps. Experimental results indicate that the dc prestress testing induces many more interface traps and border traps in the metal-oxide-semiconductor capacitor structure than the impulse prestress testing. Additionally, an anomalous turnaround degradation of oxide breakdown subjected to the following ESD impulse stress is observed and attributed to the effect of border traps. Border traps cannot communicate with interface traps and silicon substrate during high-field current impulse stressing, and therefore cannot emit trapped charges instantaneously. Consequently, these trapped charges provide a negative electric field decreasing the Fowler-Nordheim stress current and therefore reducing the degradation of the oxide breakdown. © 2007 American Institute of Physics. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846300678&doi=10.1063%2f1.2404470&partnerID=40&md5=5d0c1c05d15a586273a7dc91ffcf92fd http://scholars.lib.ntu.edu.tw/handle/123456789/329946 |
DOI: | 10.1063/1.2404470 | SDG/關鍵字: | Capacitors; Electric breakdown; Electrostatic devices; Interfaces (materials); MOS devices; Prestressing; Silicon compounds; Electrostatic discharge (ESD); High field current impulse stress; High field prestress tests; Stress testing; Electric discharges |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。