Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Optimization of a saddle-like FinFET by device simulation for sub-50nm DRAM application
Details
Optimization of a saddle-like FinFET by device simulation for sub-50nm DRAM application
Journal
2009 International Semiconductor Device Research Symposium, ISDRS '09
Date Issued
2009
Author(s)
CHEE-WEE LIU
Chang, H.-C.
Kuo, P.-S.
Peng, C.-Y.
Chen, Y.-T.
Chen, W.-Y.
CHEE-WEE LIU
DOI
10.1109/ISDRS.2009.5378015
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-77949374210&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/350479
Type
conference paper