https://scholars.lib.ntu.edu.tw/handle/123456789/352210
Title: | A False-Path Aware Formal Static Timing Analyzer Considering Simultaneous Input Transitions | Authors: | Shih-Heng Tsai Chung-Yang (Ric) Huang CHUNG-YANG HUANG |
Issue Date: | Jun-2009 | Start page/Pages: | 25-30 | Source: | IEEE/ACM Design Automation Conference (DAC) | URI: | http://scholars.lib.ntu.edu.tw/handle/123456789/352210 |
Appears in Collections: | 電機工程學系 |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.