|Title:||A 172.6mW 43.8GFLOPS energy-efficient scalable eight-core 3D graphics processor for mobile multimedia applications||Authors:||Chang, C.-M.
|Issue Date:||2011||Start page/Pages:||405-408||Source:||IEEE Asian Solid-State Circuits Conference, A-SSCC 2011||Abstract:||
A 172.6mW 43.8GFLOPS energy-efficient scalable eight-core 3D graphics processor is designed and implemented for mobile multimedia applications. It is fabricated in 65nm CMOS technology with core size of 7.56mm 2. The buffer bridged scheduler, energy efficient transaction technique and approximated rendering scheme are proposed to efficiently utilize energy to deliver excessive graphics rendering performance of 1.2Gvertices/s and 2.4Gpixels/s for 3D graphics applications. Moreover, configurable filtering unit (CFU) is also employed for accelerating image processing. Compared with state-of-the-art image signal processors (ISPs), 1.1 times to 7.2 times performance can be achieved by the proposed mobile graphics processor with CFU. © 2011 IEEE.
|DOI:||10.1109/ASSCC.2011.6123602||SDG/Keyword:||3D graphics; 3D graphics processor; 65nm CMOS technology; Configurable; Core size; Energy efficient; Graphics rendering; Image signal; Mobile graphics; Mobile multimedia applications; CMOS integrated circuits; Energy efficiency; Image processing; Three dimensional; Three dimensional computer graphics
|Appears in Collections:||電機工程學系|
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.