Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A parameterized SPICE macromodel of resistive random access memory and circuit demonstration
Details
A parameterized SPICE macromodel of resistive random access memory and circuit demonstration
Journal
International Conference on Simulation of Semiconductor Processes and Devices, SISPAD
Pages
163-166
Date Issued
2011
Author(s)
CHEE-WEE LIU
Chang, H.-L.
Li, H.-C.
Liu, C.W.
Chen, F.
Tsai, M.-J.
CHEE-WEE LIU
DOI
10.1109/SISPAD.2011.6034967
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-80055008747&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/365236
Type
conference paper