https://scholars.lib.ntu.edu.tw/handle/123456789/365393
標題: | Parallel architecture core (PAC)-the first multicore application processor SoC in Taiwan part I: Hardware architecture & software development tools | 作者: | AN-YEU(ANDY) WU Chang, D.C.-W. Lin, T.-J. Wu, C.-J. Lee, J.-K. Chu, Y.-H. AN-YEU(ANDY) WU |
關鍵字: | Application processor; DVFS; Heterogeneous multicore; PACDSP; Parallel Architecture Core; VLIW compiler; VLIW DSP | 公開日期: | 2011 | 卷: | 62 | 期: | 3 | 起(迄)頁: | 373-382 | 來源出版物: | Journal of Signal Processing Systems | 摘要: | In order to develop a low-power and high-performance SoC platform for multimedia applications, the Parallel Architecture Core (PAC) project was initiated in Taiwan in 2003. A VLIW digital signal processor (PACDSP) has been developed from a proprietary instruction set with multimedia-rich instructions, a complexity-effective microarchitecture with an innovative distributed & ping-pong register organization and variable-length VLIW encoding, to a highly-configurable soft IP with several successful silicon implementations. A complete toolchain with an optimizing C compiler has also been developed for PACDSP. A dual-core PAC SoC has been designed and fabricated, which consists of a PACDSP core, an ARM9 core, scratchpad memories, and various on-chip peripherals, to demonstrate the outstanding performance and energy efficiency for multimedia processing such as the real-time H.264 codec. The first part of the two introductory papers of PAC describes the hardware architecture of the PACDSP core, its software development tools, and the PAC SoC with dynamic voltage and frequency scaling (DVFS). © 2010 Springer Science+Business Media, LLC. |
URI: | http://www.scopus.com/inward/record.url?eid=2-s2.0-79954609212&partnerID=MN8TOARS http://scholars.lib.ntu.edu.tw/handle/123456789/365393 |
DOI: | 10.1007/s11265-010-0470-0 | SDG/關鍵字: | Application processors; DVFS; Heterogeneous multicore; PACDSP; VLIW compiler; VLIW DSP; Digital signal processors; Energy efficiency; Integrated circuits; Parallel architectures; Program compilers; Programmable logic controllers; Signal processing; Software design; Very long instruction word architecture |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。