A Secure Test Wrapper Design against Internal and Boundary Scan Attacks for Embedded Cores
Journal
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Journal Volume
20
Journal Issue
1
Pages
126-134
Date Issued
2012-01
Author(s)
Type
journal article