Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A Systolic Array Based GTD Processor With a Parallel Algorithm
Details
A Systolic Array Based GTD Processor With a Parallel Algorithm
Journal
IEEE Transactions on Circuits and Systems I: Regular Papers
Journal Volume
62
Journal Issue
4
Pages
1099-1108
Date Issued
2015
Author(s)
CHIA-HSIANG YANG
Yang, C.-H.
Chou, C.-W.
Hsu, C.-S.
Chen, C.-E.
CHIA-HSIANG YANG
DOI
10.1109/TCSI.2015.2388831
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-84926434326&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/393088
Type
journal article