https://scholars.lib.ntu.edu.tw/handle/123456789/484481
標題: | MARS: a RISC-based architecture for Lisp | 作者: | Lee, H.-C. Tsai, J.-Y. Parng, T.-M. FEI-PEI LAI |
公開日期: | 1990 | 卷: | 3 | 期: | 1 | 起(迄)頁: | 19-29 | 來源出版物: | Engineering Applications of Artificial Intelligence | 摘要: | A RISC-based chip set architecture for Lisp is presented in this paper. This architecture contains an instruction fetch unit (IFU) and three processing units-integer processing unit (IPU), floating-point processing unit (FPU), and list processing unit (LPU). The IFU feeds instructions to the processing units and supports fast procedure call/return and branch, the IPU and FPU execute operations of different data type, and the LPU handles the Lisp runtime environment, dynamic type checking, and fast list access. In this architecture, the critical path of complex register file access and ALU operation is distributed into the LPU and IPU, and the tracing of a list can be done quickly by the non-delayed car or cdr instructions of the LPU. Performance simulation shows that this architecture would be about 6.2 times faster than SPUR and about 2.2 times faster than MIPS-X. © 1990. |
URI: | https://www.scopus.com/inward/record.uri?eid=2-s2.0-45149137683&doi=10.1016%2f0952-1976%2890%2990018-H&partnerID=40&md5=68900121ec6219997da3b77d7542b939 | DOI: | 10.1016/0952-1976(90)90018-H |
顯示於: | 生醫電子與資訊學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。