https://scholars.lib.ntu.edu.tw/handle/123456789/516591
標題: | Impacts of Work Function Variation and Line-Edge Roughness on TFET and FinFET Devices and 32-Bit CLA Circuits | 作者: | Y.-N. Chen C.-J. Chen M.-L. Fan Pin Su C.-T. Chuang VITA PI-HO HU |
關鍵字: | Carry-lookahead adder (CLA); FinFET; Line-edge-roughness (LER); Tunnel FET (TFET); Work function variation (WFV) | 公開日期: | 2015 | 卷: | 5 | 期: | 2 | 起(迄)頁: | 101-115 | 來源出版物: | Journal of Low Power Electronics and Applications | 摘要: | In this paper, we analyze the variability of III-V homojunction tunnel FET (TFET) and FinFET devices and 32-bit carry-lookahead adder (CLA) circuit operating in near-threshold region. The impacts of the most severe intrinsic device variations including work function variation (WFV) and fin line-edge roughness (fin LER) on TFET and FinFET device Ion, Ioff, Cg, 32-bit CLA delay and power-delay product (PDP) are investigated and compared using 3D atomistic TCAD mixed-mode Monte-Carlo simulations and HSPICE simulations with look-up table based Verilog-A models calibrated with TCAD simulation results. The results indicate that WFV and fin LER have different impacts on device Ion and Ioff. Besides, at low operating voltage (<0.3 V), the CLA circuit delay and power-delay product (PDP) of TFET are significantly better than FinFET due to its better Ion and Cg,ave and their smaller variability. However, the leakage power of TFET CLA is larger than FinFET CLA due to the worse Ioff variability of TFET devices. © 2015 by the authors; licensee MDPI, Basel, Switzerland. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/516591 | ISSN: | 20799268 | DOI: | 10.3390/jlpea5020101 |
顯示於: | 電機工程學系 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。