https://scholars.lib.ntu.edu.tw/handle/123456789/627497
標題: | Rapid thermal process driven intra-die device variations | 作者: | Tsai, CH Aboy, M Pelaz, L Hsu, YH Woon, WY Timans, PJ CHIH-KUNG LEE |
關鍵字: | VARIABILITY; PERFORMANCE | 公開日期: | 2022 | 出版社: | ELSEVIER SCI LTD | 卷: | 152 | 來源出版物: | MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING | 摘要: | Intra-die device variation due to pattern layout effects associated with the development of ultra-fast annealing processes is one of the major scaling challenges for advanced CMOS devices. In this paper, we show that an excellent and universal correlation can be established between on-die device variation and a new reflectance characterization technique with sufficient resolution. This approach has the potential to be universally applicable to virtually any structure pattern. In addition, we conducted simulations of the thermal annealing effect on 2D doping profiles by considering the effects of temperature sensitivity, reflectivity, and active dopant fraction. Our results show that the observed on-die variation was caused mainly by using a rapid thermal annealing (RTA) process rather than by flash annealing (FLA). We further concluded that pattern-induced device variation is mainly due to the redistribution of the dopants, instead of from dopant activation. To mitigate the pattern loading effect from thermal annealing, we employed a light absorbing layer to eliminate the within-die reflectivity variation. We found that we could successfully reduce electrical on-die variation by 50%. |
URI: | https://scholars.lib.ntu.edu.tw/handle/123456789/627497 | ISSN: | 1369-8001 | DOI: | 10.1016/j.mssp.2022.107052 |
顯示於: | 應用力學研究所 |
在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。