2024-05-182024-05-1813602https://scholars.lib.ntu.edu.tw/handle/123456789/717685VLSI System Design-for-TestFault tolerant designLow power testing數位/混合信號電路測試感測器網路可靠度