Dept. of Electr. Eng., National Taiwan Univ.Huang, C.-T.C.-T.HuangChen, C.-Y.C.-Y.ChenChen, Y.-H.Y.-H.ChenLIANG-GEE CHEN2018-09-102018-09-10200515206149https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646424425&doi=10.1109%2fICASSP.2005.1416248&partnerID=40&md5=d99640b3f5b72b44b9e80025e356da9aTo the best of authors' knowledge, this paper presents the first work on memory analysis of VLSI architectures for Motion-Compensated Temporal Filtering (MCTF). The open-loop MCTF prediction scheme has led the revolution for hybrid video coding methods that are mainly based on the close-loop MC Prediction (MCP) scheme, and it also becomes the core technology of the coming video coding standard, MPEG-21 part 13 - Scalable Video Coding (SVC). In this paper, the macroblock(MB)-level and frame-level data reuse schemes are analyzed for the MCTF. The MB-level data reuse is especially for the Motion Estimation (ME), and the Level C+ scheme is proposed, which can further reduce the memory bandwidth of the conventional Level C scheme. Frame-level data reuse schemes for MCTF are proposed according to the open-loop prediction nature. © 2005 IEEE.application/pdf304787 bytesapplication/pdfBandwidth; Database systems; Image coding; Motion estimation; Signal filtering and prediction; Memory analysis; Motion-Compensated Temporal Filtering (MCTF); Open-loop prediction; Scalable Video Coding (SVC); VLSI circuitsMemory analysis of VLSI architecture for 5/3 and 1/3 motion-compensated temporal filteringconference paper10.1109/ICASSP.2005.14162482-s2.0-33646424425