Chang, J. S.J. S.Chang林呈祥Lin, Chen-ShangChen-ShangLin2009-02-042018-07-062009-02-042018-07-061994-10http://ntur.lib.ntu.edu.tw//handle/246246/121142en-USA Test Clock Reduction Method for Scan-Designed Circuitsconference paper