CHUNG-YANG HUANGYu-Fan YinChih-Jen HsuThomas B. HuangTing-Mao Chang2018-09-102018-09-102011-01http://scholars.lib.ntu.edu.tw/handle/123456789/366531https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952936054&doi=10.1109%2fASPDAC.2011.5722202&partnerID=40&md5=f94a40f5844e44bc974a26ab4bcf7477In modern SoC design flow, verification and validation are key components to reduce time-to-market and enhance product quality. To avoid trade-offs between timing accuracy and simulation speed in RTL simulation and C++/SystemC virtual prototyping, FPGA prototyping has become a better choice in the design flow. However, the time-consuming bring-up procedure and insufficient debugging visibility has impaired its potential strengths in verification and validation. In this paper, we present the technology from InPA Systems in which four different modes of operations, RTL-FPGA co-simulation, SystemC-FPGA co-emulation, vector prototyping, and in-circuit prototyping, are supported. With these different modes of FPGA operations, users can develop and verify their SoCs in different stages of the design flow with different abstraction levels. This methodology efficiently and robustly completes the SoC HW/SW verification and validation flow. ©2011 IEEE.Abstraction level; Cosimulation; Design flows; Different modes; FPGA prototyping; Key component; Product quality; Prototyping; Simulation speed; SOC designs; SystemC; Time-to-market; Verification and validation; Virtual prototyping; Computer aided design; Computer software; Logic designconference paper10.1109/ASPDAC.2011.57222022-s2.0-79952936054