Dept. of Electr. Eng., National Taiwan Univ.Chen, Tai-ChenTai-ChenChenPan, Song-RaSong-RaPanYAO-WEN CHANG2007-04-192018-07-062007-04-192018-07-062001-0910636404http://ntur.lib.ntu.edu.tw//handle/246246/2007041910021311http://ntur.lib.ntu.edu.tw/bitstream/246246/2007041910021311/1/00955024.pdfhttps://www.scopus.com/inward/record.uri?eid=2-s2.0-0035183802&doi=10.1109%2fICCD.2001.955024&partnerID=40&md5=b9ffd8bc6040ee33d90d68ce05c00fb7As the operating frequency increases to Giga Hertz and the rise time of a signal is less than or comparable to the time-of-flight delay of a line, it is necessary to consider the transmission line behavior for delay computation. We present in this paper an analytical formula for the delay computation under the transmission line model. Extensive simulations with SPICE show the high fidelity of the formula. Compared with previous works, our model leads to smaller average errors in delay estimation. Based on this formula, we show the property that the minimum delay for a transmission line with reflection occurs when the number of round trips is minimized (i.e., equals one). Besides, we show that the delay of a circuit path is a posynomial function in wire and buffer sizes, implying that a local optimum is equal to the global optimum. Thus, we can apply any efficient search algorithm such as the well-known gradient search procedure to compute the globally optimal solution. Experimental results show that simultaneous wire and buffer sizing is very effective for performance optimization under the transmission line model.application/pdf753444 bytesapplication/pdfen-USComputer simulation; Error analysis; Gates (transistor); Interconnection networks; Optimization; Transmission line theory; Delay computations; Buffer storagejournal article10.1109/ICCD.2001.9550242-s2.0-0035183802http://ntur.lib.ntu.edu.tw/bitstream/246246/2007041910021311/1/00955024.pdf