Shih-Heng TsaiCHUNG-YANG HUANG2018-09-102018-09-102009-06http://scholars.lib.ntu.edu.tw/handle/123456789/352210A False-Path Aware Formal Static Timing Analyzer Considering Simultaneous Input Transitionsconference paper2-s2.0-70350717097