電機資訊學院: 資訊工程學研究所指導教授: 劉邦鋒; 吳真貞李翔昕Li, Hsiang-HsinHsiang-HsinLi2017-03-032018-07-052017-03-032018-07-052016http://ntur.lib.ntu.edu.tw//handle/246246/275500在計算平台的最新發展趨勢從同質多核心架構轉移到異構和非對稱多核心架構。因此，新的非對稱多核心平台變成一個重要的議題。然而，大多數現有的排程器著重在如何區分合適的工作負載到那些節能的小核心和性能的大核心上。但是並沒有考慮在非對稱多核心上，以合適的核心頻率下分配工作。 在這篇論文中，在非對稱多核心下，我們提出一個對保證工作產量的省電排程器。我們的排程器不僅能決定每個核心的頻率和指派工作來達成減少電量消耗，而且能保證每個工作的產量。從實作結果中，與常見的完全公平排程器相比，我們提出的排程器省下了29 % 的電量。A recent trend in computing platforms is moving from homogeneous multicore architectures toward heterogeneous and asymmetric multi-core. Therefore, the design of new schedulers for asymmetric multi-core platform has become an important issue. However, most of the existing schedulers focus on how to distinguish workloads suitable for performance “big” cores from those for power-efficient “little” cores, without considering how to distribute tasks to asymmetric cores running at adjustable frequency. In this paper, we propose an energy-efficient scheduler for throughput guaranteed tasks running on asymmetric multi-core platforms. The proposed scheduler not only determines the frequency of cores and task assignment in order to reduce energy consumption, but also schedules the tasks so that the throughput of all tasks are guaranteed. The implement results indicate that the proposed scheduler consumes 29% less energy than the conventional Compeletely Fair Scheduler with DVFS enabled.1256202 bytesapplication/pdf論文公開時間: 2016/8/24論文使用權限: 同意無償授權省電節能排程非對稱多核心動態電壓調節動態時脈調節保證工作產量Energy-efficientSchedulingAsymmetric multi-coreThroughput Guaranteed Tasks[SDGs]SDG7thesis10.6342/NTU201601864http://ntur.lib.ntu.edu.tw/bitstream/246246/275500/1/ntu-105-R03922112-1.pdf