Lee, J.J.LeeWang, H.H.WangChen, W.-T.W.-T.ChenLee, Y.-P.Y.-P.LeeJRI LEE2020-06-112020-06-112009https://scholars.lib.ntu.edu.tw/handle/123456789/501728High-speed low-noise clocks are essential in numerous applications. In this paper, complete analysis and validation of subharmonic injection locking that can substantially reduce the PLL phase noise at negligible cost is presented. Two 20 GHz PLLs based on this technique demonstrate 149 and 85 fs rms jitter while consuming 38 and 105mW, respectively.[SDGs]SDG7conference paper10.1109/ISSCC.2009.49773232-s2.0-70349266731https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349266731&doi=10.1109%2fISSCC.2009.4977323&partnerID=40&md5=dcf685f8616cddac50489be84c2d42a0