李建模Li, James Chien-Mo臺灣大學:電子工程學研究所鄭啟玄Cheng, Chi-HsuanChi-HsuanCheng2010-07-142018-07-102010-07-142018-07-102008U0001-1612200817503800http://ntur.lib.ntu.edu.tw//handle/246246/189076本論文提出了一個適用於非同步延遲非敏感電路的掃描測試技術。本文提出的是一個真正非同步的掃描練設計，因為完全不需要任何的時脈控制，即使在測試模式下也不需要時脈控制，而是以非同步的方式來完成掃描。可達到完整掃描且測試圖樣可以組合邏輯式自動圖樣產生器來產生。在非同步的8051資料路徑的電路模擬上可以達到99.59%的高錯誤涵蓋率且相較於之前的技術只需要較少面積消耗。本文所提出的技術已在玻璃基板上的非晶矽薄膜電晶體電路晶片上實做成功。本技術對於非同步延遲非敏感電路及其相關應用電路，例如：大面積的系統晶片設計、全域非同步且區域同步的系統電路設計、軟性電子、系統整合型面板、等，提供了一個很好的掃描測試技術。This thesis presents a scan test technique for asynchronous delay-insensitive circuits. A true asynchronous scan chain design is proposed because no clock is needed even in the test mode and scan testing can be done in asynchronous way. Full scan is available and test pattern generation can be performed by combinational automatic test pattern generation tool. Experiments on an 8051 datapath circuit show that the fault coverage is as high as 99.59% and the area overhead is smaller than previous methods. The presented idea is successfully demonstrated in two chips of a-Si TFT technology on the glass substrate. This proposed scan test technique provides a good solution for the asynchronous delay-insensitive circuit applications, such as large area system chip, globally asynchronous locally synchronous system-on-chip, flexible electronics, and system-on-panel etc.Table of Contents要 iibstract iiiable of Contents ivist of Figures viist of Tables ixhapter 1 Introduction 1.1 Motivation 1.2 Proposed Technique 3.3 Contributions 4.4 Thesis Organization 5hapter 2 Background 6.1 Dual Rail Asynchronous Circuits 6.2 Past Research in Asynchronous DfT 12.2.1 LSSD based testing method 12.2.2 Synchronous based testing method 14.2.3 Mux-scan testing method 16.2.4 Scan test for asynchronous pipeline with dynamic gates 19.2.5 Scan method for asynchronous interconnect 22.3 Thin Film Transistor Technology 24.4 Globally Asynchronous Locally Synchronous 26hapter 3 Proposed Technique 28.1 Scan Latches and Multiplexers 28.2 Asynchronous Scan Chain for Pipeline Circuit 31.3 Testing Asynchronous Finite State Machine 41.4 Asynchronous Interconnection in GALS SoC 45.5 Test Pattern Generation and Fault Detection 50.5.1 ATPG constraints 50.5.2 Fault detection 51.5.3 Untestable faults 52hapter 4 Experimental Results 57.1 Simulation 57.2 Implementation on TFT circuit 59.3 Comparisons with other DfT technique 63hapter 5 Discussion and Future Work 67.1 Discussion 67.2 Future Work 68hapter 6 Summary 70eferences 711855228 bytesapplication/pdfen-US可測試設計掃描測試非同步電路可測試設計Design-for-testscan testAsynchronous DfTthesishttp://ntur.lib.ntu.edu.tw/bitstream/246246/189076/1/ntu-97-R95943085-1.pdf