H. I. ChenE. K. LooJ. B. KuoM. J. SyrzyckiJAMES-B KUO2018-09-102018-09-102007-04http://scholars.lib.ntu.edu.tw/handle/123456789/333618This paper reports a novel triple-threshold static power minimization technique in high-level synthesis of high-speed low-power SOC applications. Using 90nm multi-threshold CMOS (MTCMOS) technology, we evaluate the performance and power dissipation of benchmark circuits synthesized using transistors with different threshold voltages. Using static timing analysis, we determine the timing requirements of cells and place cells with low and standard threshold voltages in the critical paths. Cells with a high threshold voltage are placed in noncritical paths to minimize the static power with no overall timing degradation. From the timing and power analysis, we determine the optimal placement of high, standard and low threshold voltage cells. Applying the new triple-threshold technique to optimize 20 circuits originating from the ISCAS'99 benchmark, we have achieved an average saving of 85.3% in the static power compared to conventional all-LVT circuits, and 39.6% saving compared to the dual-threshold (HVT+LVT) technique. ©2007 IEEE.Digital CMOS VLSI; High speed; High-level synthesis; Low power; Triple-threshold[SDGs]SDG7Benchmarking; Cells; CMOS integrated circuits; Gates (transistor); Microprocessor chips; Networks (circuits); Programmable logic controllers; Speed; Standards; Static analysis; Sulfate minerals; Threshold voltage; Time measurement; Benchmark circuits; Critical Paths; Electrical and Computer Engineering (ECE); High level synthesis (HLS); High speeds; High threshold voltage (HVT); Low threshold voltage; Low-power SOC applications; MTCMOS technology; Multi Threshold CMOS (MTCMOS); Optimal placements; Place cells; Power analysis; Power dissipations; Static power; Static timing analysis (STA); Timing requirements; Energy conservationconference paper10.1109/ccece.2007.4182-s2.0-37849029179