VITA PI-HO HULiu C.-JChiang H.-LWang J.-FCheng C.-CChen T.-CChang M.-F.2023-06-092023-06-0920211631918https://www.scopus.com/inward/record.uri?eid=2-s2.0-85127003088&doi=10.1109%2fIEDM19574.2021.9720511&partnerID=40&md5=e37873bf9e727e9148ff2972e24ec2f8https://scholars.lib.ntu.edu.tw/handle/123456789/632287Cryogenic on-chip memory requires low energy consumption for enabling cryogenic and exascale computing. With FinFET Si data calibration, this work clearly demonstrates that the 4T cryogenic SRAM surpasses various kinds of the 6T SRAM in area, speed, stability, and energy efficiency at both 77K and 300K. Compared to the 6T SRAM with regular threshold voltage in high-density design (6T-RVt-HD) at 300K, the 4T cryogenic SRAM at 77K shows 20.3% cell area reduction, 44% reduction in read access time, 46% improvement in write time, 2.3× improvement in write stability, and 53% reduction in energy-delay product (EDP). Considering the cooling energy consumption at 77K, the 4T cryogenic SRAMs exhibit 33% EDP reduction compared to the 6T-RVt-HD SRAMs at 77K. The proposed high-density and high-speed 4T cryogenic SRAMs with low access energy and superior stability could be promising candidates for cryogenic high-performance-computing (HPC) applications. © 2021 IEEE.Cryogenics; Energy efficiency; Energy utilization; FinFET; Green computing; Threshold voltage; % reductions; 4T-FinFET; 6T-SRAM; 6T-SRAMs; Data calibration; Energy delay product; Exascale computing; High Speed; Low energy consumption; On-chip-memory; Static random access storageconference paper10.1109/IEDM19574.2021.97205112-s2.0-85127003088