Hwang, C.-S.C.-S.HwangChen, P.P.ChenHEN-WAI TSAO2018-09-102018-09-102004http://www.scopus.com/inward/record.url?eid=2-s2.0-4444324969&partnerID=MN8TOARShttp://scholars.lib.ntu.edu.tw/handle/123456789/307465This paper describes a design of time-to-digital converter (TDC) using a two-level conversion scheme. The first level is accomplished by a multi-phase sampling technique with the aid of delay-locked loop (DLL). Then the input signal and its adjacent sampling clock are manipulated and sent into a vernier delay line (VDL) sampling circuit at the second level. The proposed TDC can provide high resolution with less hardware compared to one level VDL sampling circuit with the same dynamic range. A new architecture of dual DLL circuit is also implemented to stabilize delay control against process and ambient variations. A test chip is designed and fabricated in 0.35-μm logic technology. With an input reference clock within 130 to 160 MHz, the TDC achieves 24 to 30 ps resolution. The DNL is less than ±0.55 LSB and INL is within + 1 to - 1.5 LSB.application/pdfapplication/pdfDelay-locked loop; Time-to-digital converter (TDC); Vernier delay line[SDGs]SDG3Delay-locked loops; Loop filters; Time-to-digital convertor (TDC); Vernier delay line (VDL); Computer simulation; Control nonlinearities; Control system analysis; Design aids; Graph theory; Information analysis; Mathematical models; Signal processing; Time and motion study; Voltage measurement; Analog to digital conversionjournal article10.1109/TNS.2004.832902