郭正邦臺灣大學:電子工程學研究所蘇文生Su, VincentVincentSu2010-07-142018-07-102010-07-142018-07-102008U0001-0207200816124400http://ntur.lib.ntu.edu.tw//handle/246246/189098本篇論文研究淺槽隔離引起機械壓力對於奈米級部分解離絕緣體上矽金氧半元件崩潰效應模型分析。第二章簡介機械壓力的重要性。第三章藉由量測資料與模擬的結果,得知對於源極/集極長度(S/D L)較短者其崩潰電壓會比較大。主要的原因在於機械壓力引起能隙縮小使得寄生雙載子電晶體性能變差,即使源極/集極長度較短者其後夾止區域(post-pinchoff region)所產生的撞擊游離更嚴重,仍然無法抑制住寄生雙載子電晶體性能變差的效應。第四章推導精簡的崩潰電壓模型,並且將模型結果與模擬結果和量測數據比較,證明崩潰電壓模型的正確與精確性。並有說明部分解離絕緣體上矽金氧半元件因存在浮動基體,所以撞擊游離與寄生雙載子電晶體互相影響牽制,此特性與一般矽金氧半元件特性完全不同。第五章為總結。This thesis reports the shallow-trench-isolation (STI)-induced mechanical-stress-related breakdown behavior of the nanometer PD-SOI NMOS device. Chapter 2 introduces the STI-induced mechanical stress. In chapter 3, as verified by the experimentally measured data and the 2D simulation results, the breakdown voltage becomes higher for the device with a smaller S/D length due to the weaker function of the parasitic bipolar device, offset by the stronger impact ionization in the post-pinchoff region. Chapter 4 derives the compact breakdown model. As verified by the experimentally measured data and the 2D simulaiton results, this compact breakdown model provides an accurate prediction. However, unlike the bulk MOSFET, the SOI MOSFET body floats due to the buried oxide structure and results in feedback mechanism between the impact ionization multiplication that takes place in the high-field region near the drain and the current gain of the parasitic bipolar structure. Chapter 5 is the conclusion of this research.Chapter 1 導論 1hapter 2 淺槽隔離引起機械壓力 5.1 簡介 5.1 淺槽隔離的製程技術 5.3 機械壓力模擬 7.4 參考文獻 8hapter 3 模擬機械壓力對於奈米級部分解離絕緣體上矽N型金氧半元件之崩潰行為 12.1 簡介 12.2 模擬驗證 13.3 討論 15.4 結論 18.5 參考文獻 19hapter 4 機械壓力對於奈米級部分解離絕緣體上矽N型金氧半元件之崩潰精簡模型 27.1 簡介 27.2 模型推導 28.2.1 飽和區電流傳導機制 28.2.2 飽和區汲極電流模型 29.2.3 精簡崩潰電壓模型 31.3 模型驗證 34.4 討論 35.5 結論 38.6 參考文獻 38hapter 5 總結 471821186 bytesapplication/pdfen-US淺槽隔離崩潰機械壓力絕緣體上矽金氧半shallow trench isolationbreakdownmechanical stressSOI MOS淺槽隔離引起機械壓力對於奈米級部分解離絕緣體上矽金氧半元件崩潰效應模型分析Analysis and Modeling of STI-Iduced Mechanical Stress-Related Breakdown Behavior For Nanometer PD-SOI MOS Devicesthesishttp://ntur.lib.ntu.edu.tw/bitstream/246246/189098/1/ntu-97-R95943141-1.pdf